LEC TURE

4/11/23

-> RUDRATA (YCE is NP-Complete

Every problem in NP 5, CIRCUITSAT \rightarrow

CIRCUITSAT S 3SAT

-> APPROXIMATION ALGOS.

(RECTED) RUORATA CYCLE INPUT: A directed Graph G Soc: A directed cycle paising through every verter exactly once









 $x \in \{0, 1\}$

1 -> Left to hight ÔR

0-) Right to Left



5



1 is L tok $C_{=}(\mathcal{X} \vee \mathcal{Y} \vee \mathcal{Z})$ 6 in Ctol ζ_{2} C. x in L to R X OR Y in L to R 4 OR z is R to L Ζ . Claune C con be Vinitedifond IF tow in going L to R N NO in going LtoR 6n9 1 n 5101 ~ R 701 01

CIRCUIT SAT INPUT: 1) Circuit with AND/OR AND /wOT gates 2) n inputs Solution: An ansignment so that output = 1, AND



Factorijation Sp Circuit SAT: Proof. Factorisation has over ification algo NERIFY (INPUT, SOLUTION Nomber N, Nombers P,9) (Check if p.g=N AND Q>1



REDUCTION



IND SET:	CLIQUE
INPUT: Graph G=(V,E) integer K	INPUT: Graph G=(V,E') integer K
SOL: An ind. set of size K	SOL: A clique of size K

VER1EX COVER IND SET: INPUT: Graph G=(V,E') integer l INPUT: Graph G=(V,E) integer K SOL: A verter cover of size & SOL: An ind. set of Bize K

APPROXIMATION ALGORITHM

~

$$ALG-OUTPUT(I) \leq \alpha \cdot OPT(I)$$

MINIMUM. VERTEX COVER COVER . INPUT: Graph G=(V,E) SOL: A verter cover SCV of smallest size Definition: Sisa verter cover if every edge incovered by S ie (yv) EE => UES or VES or both

(OPT / > (M) SI= 2. [Marinal Matching] 5 2. OPTIMAL VERTEX COUER